The International Technology Roadmap for Semiconductors [1] foresees that the number of processing elements that will be integrated into a system-on-chip will be on the order of thousands by 2020. The network-on-chip (NoC) paradigm-based on a modular packet-switched mechanism-emerged in the last years as the viable solution to address many of the on-chip communication issues, such as power and performance limitations of long interconnects, and integration of a large number of computing/storage cores on a single chip. However, the design of NoC systems involves several challenges, placed at different levels of abstraction, ranging from the optimization of low-level hardware resources (e.g., buffers, antennas, signals, and clock gating) to higher-level issues such as application tasks mapping, packet routing, and simulation tools.
Finally, the utilization of innovative topologies that go beyond the classic 2D mesh is presented in [6] . Alternative interconnect fabrics such as non-homogeneous three-dimensional integrated network-on-chip (3D NoC), together with the already cited hybrid wired-wireless network-on-chip (WiNoC), have recently been proposed as a cost-effective solution for emerging system-on-chip design. Authors, in particular, propose a low-latency adaptive router with a low-complexity single-cycle bypassing mechanism to alleviate the performance degradation due to the slow 2D routers in such hybrid NoCs.
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